A compact high-speed (31,5) parallel counter circuit based on capacitive threshold-logic gates

Leblebici Y., Ozdemir H., Kepkep A., Cilingiroglu U.

IEEE JOURNAL OF SOLID-STATE CIRCUITS, vol.31, no.8, pp.1177-1183, 1996 (SCI-Expanded) identifier identifier

  • Publication Type: Article / Article
  • Volume: 31 Issue: 8
  • Publication Date: 1996
  • Doi Number: 10.1109/4.508266
  • Journal Indexes: Science Citation Index Expanded (SCI-EXPANDED), Scopus
  • Page Numbers: pp.1177-1183
  • Istanbul Technical University Affiliated: No


A novel high-speed circuit implementation of the (31,5)-parallel counter (i.e., population counter) based on capacitive threshold logic (CTL) is presented. The circuit consists of 20 threshold logic gates arranged in two stages, i.e., the parallel counter described here has an effective logic depth of two. The charge-based CTL gates are essentially dynamic circuits which require a periodic refresh or precharge cycle, but unlike conventional dynamic CMOS gates, the circuit can be operated in synchronous as well as in asynchronous mode. The counter circuit is implemented using conventional 1.2 mu m double-poly CPMOS technology, and it occupies a silicon area of about 0.08 mm(2). Extensive post-layout simulations indicate that the circuit has a typical input-to-output propagation delay of less than 3 ns, and the test circuit is shown to operate reliably when consecutive 31-b input vectors are applied at a rate of up to 16 Mvectors/s. With its demonstrated data processing capability of about 500 Mb/s, the CTL-based (31,5) parallel counter offers a number of application possibilities, e.g., in high-speed parallel multiplier arrays and data encoding circuits.