APPLICATION OF SURROGATE MODELING IN VARIATION-AWARE MACROMODEL AND CIRCUIT DESIGN


Zhu T., Yelten M. B. , Steer M. B. , Franzon P. D.

1st International Conference on Simulation and Modeling Methodologies, Technologies and Applications (SIMULTECH 2011), Noordwijkerhout, Netherlands, 29 - 31 July 2011, pp.502-508 identifier identifier

  • Publication Type: Conference Paper / Full Text
  • City: Noordwijkerhout
  • Country: Netherlands
  • Page Numbers: pp.502-508
  • Keywords: Surrogate modeling, Macromodel, Variation-aware, Circuit, Device model, Design exploration

Abstract

This paper presents surrogate modeling as a solution to variation-aware macromodeling, circuit design, and device modeling. A scalable and high-fidelity IO buffer macromodel is created by integrating surrogate modeling with a physically-based model structure. Circuit performance surrogate models with design and variation parameters are efficient for design space exploration and performance yield analysis. Surrogate models of the main device characteristics are generated in order to assess the effects of variability in analog circuits. Surrogate-based optimization has great potential to speed up complex circuit design.