Asynchronous delay doubler and binary low-pass filter for a time-delay chaotic circuit

Yeniçeri R., Yalçın M. E.

INTERNATIONAL JOURNAL OF CIRCUIT THEORY AND APPLICATIONS, vol.44, no.6, pp.1211-1221, 2016 (SCI-Expanded) identifier identifier


In this paper, an asynchronous digital circuit is introduced for increasing the amount of delay in binary delay lines in an area efficient way. The circuit that uses its slave delay line twice per delay event is called asynchronous delay doubler (ADD). The delay increases exponentially, while the number of components increases linearly in the recursive utilization of ADD. An assumption on the event interval of the input 2signal helps to design the ADD in a very simple form. Therefore, the ADD can be implemented with a small amount of logical resource (gates or look-up tables). For proper operation, interval between the events (positive edge or negative edge) on the binary input signal should be larger than the delay provided by the recursive ADD block. In order to satisfy this assumption, an auxiliary asynchronous circuit, which is called binary low-pass filter (BLPF), is also proposed. The BLPF filters out the pulses narrower than the delay generated by its recursive ADD block. The proposed ADD design is suitable especially for the applications, like random number generation, in which the deviation in amount of delay is useful as an entropy source. In order to prove the concept, a chain of recursive ADD block is implemented with BLPFs on a field-programmable gate array and utilized in a true random bit generator. Copyright (c) 2015 John Wiley & Sons, Ltd.