Four quadrant FGMOS analog multiplier


Keles S., Kuntman H. H.

TURKISH JOURNAL OF ELECTRICAL ENGINEERING AND COMPUTER SCIENCES, vol.19, no.2, pp.291-301, 2011 (Journal Indexed in SCI) identifier identifier

  • Publication Type: Article / Article
  • Volume: 19 Issue: 2
  • Publication Date: 2011
  • Doi Number: 10.3906/elk-1001-377
  • Title of Journal : TURKISH JOURNAL OF ELECTRICAL ENGINEERING AND COMPUTER SCIENCES
  • Page Numbers: pp.291-301

Abstract

A novel four-quadrant analog multiplier using floating gate MOS (FGMOS) transistors operating in the saturation region is presented. The drain current is proportional to the square of the weighted sum of the input signals. This square law characteristic of the FGMOS transistor is used to implement the quarter square identity by utilizing only six FGMOS transistors. The main features of this remarkably simple multiplier circuit configuration are the large input signal range equal to 100% of the supply voltage, nonlinearity of 0.0081%, bandwidth of 1.4-1.5 Ghz and THD of maximum 2.67% (while the inputs are at their maximum values).